Get started
Author

Chilankamol Sunny

Observed name: Sunny, Chilankamol
ORCID: 0000-0003-3826-3810
Observed ORCID: 0000-0003-3826-3810
OpenAlex ID: A5006841945
Hardware Based Loop Optimization for CGRA Architectures
2021 · Chilankamol Sunny, Satyajit Das, et al. · Lecture notes in computer science · 10
Energy Efficient Hardware Loop Based Optimization for CGRAs
2022 · Chilankamol Sunny, Satyajit Das, et al. · Journal of Signal Processing Systems · 4
Refined PSO Clustering for Not Well-Separated Data
2021 · Chilankamol Sunny, Shibu Kumar K. B · Journal of Experimental & Theoretical Artificial Intelligence · 4
Exécution autonome de boucles sur CGRAs pour l'accélération des applications de traitement du signal
2024 · Sunny, Chilankamol, Das, Satyajit, et al. · HAL (Le Centre pour la Communication Scientifique Directe)
CREPE: Concurrent Reverse-Modulo-Scheduling and Placement for CGRAs
2024 · Chilankamol Sunny, Satyajit Das, et al. · IEEE Transactions on Parallel and Distributed Systems
PDF
Standalone Nested Loop Acceleration on CGRAs for Signal Processing Applications
2024 · Chilankamol Sunny, Satyajit Das, et al. · Lecture notes in computer science
PDF
Works count: 6
Citation count: 18
H-index: 3
I10-index: 1
Year
Topic
Type