Get started
Author

T. Helfers

Observed names: Helfers, T., Helfers, Tim, Tim Helfers
OpenAlex ID: A5012938331
The use of streak observations to detect space debris
2017 · Gerard Vives Vallduriola, Diego Andrés Suárez Trujillo, et al. · International Journal of Remote Sensing · 9
HPDP: Architecture and design flow: High performance data processor
2017 · Olga Dokianaki, Volker Baumgarte, et al. · NASA/ESA Conference on Adaptive Hardware and Systems (AHS) · 6
Summary of Multiple Benchmarks on the High Performance Data Processor (HPDP)
2021 · Katelouzos, Ioannis, Tsiapras, Tilemachos, et al. · Zenodo (CERN European Organization for Nuclear Research) · 4
PDF
TCLS ARM for Space
2015 · Benoit Leroy, T. Helfers, et al. · 3
On-Board Processing for Communication Satellites – Principles and Challenges
2023 · Robert Hughes, Tim Helfers, et al. · European Data Handling & Data Processing Conference (EDHPC) · 2
A high performance reliable dataflow based processor for space applications
2013 · Mohsin Syed, Georg Acher, et al. · ACM International Conference on Computing Frontiers (CF) · 2
Current state and next generation of a systolic array SoC in space
2023 · Constantin Papadas, Tilemachos Tsiapras, et al. · European Data Handling & Data Processing Conference (EDHPC) · 1
The Use of Different Architectures and Streak Observations Algorithms to Detect Space Debris.
2018 · Vallduriola, G.V., Helfers, T., et al. · BORIS (University Library Bern) · 1
Space Debris Detection on the HPDP, a Coarse-Grained Reconfigurable Array Architecture for Space
2016 · Diego Andres Suarez, Daniel Bretz, et al. · ESASP
Streak Detection for Space Debris observation
2016 · Vallduriola, G.V., Suarez Trujillo, D.A., et al. · Bern Open Repository and Information System (University of Bern)
Demonstrator of SpaceWire/SpaceFibre Network for Mass Memory Applications
2015 · T. Helfers, P. Rastetter, et al. · ESASP
SpaceFibre demonstrator: Demonstration and testing
2014 · Paul Rastetter, Tim Helfers, et al. · International SpaceWire Conference
SpaceFibre Demonstrator (Demonstration and Testing)
2014 · T. Helfers, P. Rastetter, et al. · Discovery Research Portal (University of Dundee)
First Experiences with Chip Development on the Commercial STM 65 nm Process
2013 · M. Syed, T. Helfers, et al. · ESASP
Prototyping the HPDP Chip on STM 65 NM Process
2011 · C. Papadas, G. Dramitinos, et al.
Qualification of a Next Generation 32-Bit Avionics On-Board Computer
2005 · A. Z. Christen, T. Helfers, et al.
Reconfigurable Computing Technology for Image Compression in the Bayernsat Mission
2005 · Cotrino, Javier, Helfers, Tim, et al.
XPP - A High Performance Parallel Signal Processing Platform for Space Applications.
2004 · Mohsin Syed, T. Helfers, et al. · Parallel and Distributed Processing Techniques and Applications
XPP A High Performance Parallel Signal Processing Platform for Space Applications
2003 · Eberhard Schueler, M. Syed, et al. · ESASP
Command &Control Architecture of an Active X-Band SAR Front-End
2000 · R. Müller, R. Zahn, et al. · Data Systems in Aerospace
A High Performance Multi-Processor Architecture for On-Board SAR Processor System
2000 · T. Helfers, T. K. Pike, et al. · ESASP
Rosetta VIRTIS data processing unit for image compression and instrument control
1998 · T. Helfers, T. K. Pike, et al. · elib (German Aerospace Center)
A Scalable, Flexible Multiprocessor System for Space and High-Rel Applications
1997 · G. J. Christen, Klaus-Tycho Förster, et al. · ESASP
Works count: 24
Citation count: 34
H-index: 4
I10-index:
Year
Topic
Type