Author

A Arul

Observed names: A. Arul, Arul A

Institutions: KPR Institute of Engineering and Technology, M. Kumarasamy College of Engineering

Observed institutions: KPR Institute of Engineering and Technology, M. Kumarasamy College of Engineering

ORCID: 0000-0001-7288-1511

Observed ORCID: 0000-0001-7288-1511

OpenAlex ID: A5013737702

Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed

2023 · A. Arul, M. Kathirvelu · Analog Integrated Circuits and Signal Processing · 15

Hybrid Radix-4 SESA/SEDA Adders for Medical Image Processing

2024 · Sowmiya L, Ramesh S M, et al. · Journal of Electronics Electromedical Engineering and Medical Informatics · 4

PDF

Era of reversible logic based quantum computing on low power applications

2023 · N. Vidhya, V. Seethalakshmi, et al. · AIP conference proceedings · 3

RETRACTED: DILTS: Dragonfly-inspired lazy task scheduling algorithm for efficient energy consumption control in IoT applications

2024 · A. Arul, M. Kathirvelu · Journal of Intelligent & Fuzzy Systems · 2

Low Power Adders for Efficient Image Processing Applications

2023 · L.Sowmiya, Ramesh SM, et al. · International Research Journal on Advanced Engineering Hub (IRJAEH) · 2

PDF

Design of a novel high-performance, energy-efficient, and area-optimized quadcross urdhva tiryakbhyam vedic multiplier

2026 · A. Arul, M. Kathirvelu · Analog Integrated Circuits and Signal Processing

Design and Implementation of a Low-Cost Intelligent Power Usage Analyzer For Residential Applications

2026 · Arul A, Dhivya R, et al. · International Conference on Connected Intelligence for Industrial Applications (CI2A)

Survey on Novel AI/IoT Solution for Monitoring and Early Warning (MS-Alert System)

2026 · Pradeep D, Arul A, et al. · International Conference on Intelligent Computing and Control Systems (ICICCS)

WattWhisper: An AI-Enabled IoT Platform for Real-Time Electrical Load Identification and Overload Protection

2026 · A. Arul, Sachin Deepak. S, et al. · International Conference on Multi-Agent Systems for Collaborative Intelligence (ICMSCI)

WITHDRAWN: Design of a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency, and high-speed

2023 · A. Arul, M. Kathirvelu · Integration

Low power and high speed level translator using Widlar topology

2023 · Nithia Shree A C, Maheswar R, et al. · International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT)

Design and Implementation of High-Speed Low Power Bi-stable Circuits for Digital Circuits Applications

2022 · Arul A, Kathirvelu M, et al. · IEEE Mysore Sub Section International Conference (MysuruCon)

Works count: 12

Citation count: 26

H-index: 3

I10-index: 1