Get started
Author

Samira Mirbagher Ajorpaz

Observed names: Ajorpaz, Samira Mirbagher, Mirbagher Ajorpaz, Samira, Samira Mirbagher-Ajorpaz
ORCID: 0009-0008-4997-5980
Observed ORCID: 0009-0008-4997-5980
OpenAlex ID: A5014384780
Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer
2018 · Samira Mirbagher Ajorpaz, Elba Garza, et al. · Proceedings - International Symposium on Computer Architecture/Proceedings · 30
PerSpectron: Detecting Invariant Footprints of Microarchitectural Attacks with Perceptron
2020 · Samira Mirbagher-Ajorpaz, Gilles Pokam, et al. · IEEE/ACM International Symposium on Microarchitecture (MICRO) · 26
PDF
Bit-level perceptron prediction for indirect branches
2019 · Elba Garza, Samira Mirbagher-Ajorpaz, et al. · Proceedings - International Symposium on Computer Architecture/Proceedings · 26
EVAX: Towards a Practical, Pro-active & Adaptive Architecture for High Performance & Security
2022 · Samira Mirbagher Ajorpaz, Daniel Moghimi, et al. · IEEE/ACM International Symposium on Microarchitecture (MICRO) · 25
CHiRP: Control-Flow History Reuse Prediction
2020 · Samira Mirbagher-Ajorpaz, Elba Garza, et al. · IEEE/ACM International Symposium on Microarchitecture (MICRO) · 21
PDF
Composite Instruction Prefetching
2022 · Gino Chacon, Elba Garza, et al. · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 5
Thor: A Non-Speculative Value Dependent Timing Side Channel Attack Exploiting Intel AMX
2025 · Farshad Dizani, Azam Ghanbari, et al. · IEEE Computer Architecture Letters · 3
PDF
CacheMind: From Miss Rates to Why - Natural-Language, Trace-Grounded Reasoning for Cache Replacement
2026 · Kaushal Mhapsekar, Azam Ghanbari, et al. · International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) · 2
Exploiting Intel AMX Power Gating
2025 · Joshua Kalyanapu, Farshad Dizani, et al. · IEEE Computer Architecture Letters · 1
CACHEFORGE: LLM-Guided End-to-End Generative Cache Replacement Policy for Performance and Hardware Efficiency
2026 · Mhapsekar, Kaushal, Aslrousta, Bita, et al. · arXiv (Cornell University)
PDF
TranScope: What the Software Hides About LLM Training Data, the Hardware Reveals at Scale, and Accelerators Magnify
2026 · Kalyanapu, Joshua, Asher, Darsh, et al. · arXiv (Cornell University)
PDF
CacheFit: The Rising Cost of Cache Replacement and Constraint-Driven Redesign of Last-Level Cache Replacement Policies
2026 · Aslrousta, Bita, Mhapsekar, Kaushal, et al. · arXiv (Cornell University)
PDF
GateBleed: Exploiting On-Core Accelerator Power Gating for High-Performance and Stealthy Attacks on AI
2026 · Joshua Kalyanapu, Darsh Asher, et al. · IEEE Micro
PDF
FeatureBleed: Inferring Private Enriched Attributes From Sparsity-Optimized AI Accelerators
2026 · Darsh Asher, Farshad Dizani, et al. · IEEE Computer Architecture Letters
PDF
Session details: Session 6A: Security Hardware
2023 · Samira Mirbagher Ajorpaz · IEEE/ACM International Symposium on Microarchitecture (MICRO)
An Attack on The Speculative Vectorization: Leakage from Higher Dimensional Speculation
2023 · Karuppanan, Sayinath, Ajorpaz, Samira Mirbagher · arXiv (Cornell University)
PDF
Dynamic Set Stealing to Improve Cache Performance
2022 · Brady Testa, Samira Mirbagher-Ajorpaz, et al. · International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)
Applying Microarchitectural Prediction to Improve Performance and Security
2019 · Samira Mirbagher-Ajorpaz · OakTrust (Texas A&M University Libraries)
PDF
Works count: 21
Citation count: 142
H-index: 5
I10-index: 5
Year
Topic
Type