Author

Mariya A. Zapletina

Observed names: M. A. Zapletina, M.A. Zapletina, Maria A. Zapletina, Mariia Andreevna Zapletina, Mariya Andreevna Zapletina, Заплетина Мария Андреевна, М. А. Заплетина, М.А. Заплетина, Мария Андреевна Заплетина

Observed institutions: Russian Academy of Sciences, National Research University of Electronic Technology, Kurchatov Institute, Institute for Design Problems in Microelectronics

ORCID: 0000-0001-9845-7823

Observed ORCID: 0000-0001-9845-7823

OpenAlex ID: A5025699661

Layout Synthesis Design Flow for Special-Purpose Reconfigurable Systems-on-a-Chip

2019 · S. V. Gavrilov, D. A. Zheleznikov, et al. · Russian Microelectronics · 23

Cellular automata review based on modern domestic publications

2019 · I. V. Matyushkin, Mariya Andreevna Zapletina · Computer Research and Modeling · 16

PDF

Improving Pathfinder Algorithm Perfomance for FPGA Routing

2021 · Mariya A. Zapletina, Daniil A. Zheleznikov, et al. · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 12

The Hierarchical Approach to Island Style Reconfigurable System-on-a-chip Routing

2020 · IPPM RAS, M.A. Zapletina, et al. · Problems of advanced micro- and nanoelectronic systems development · 12

PDF

The Acceleration Techniques for the Modified Pathfinder Routing Algorithm on an Island-Style FPGA

2022 · Mariya A. Zapletina, Daniil A. Zheleznikov · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 9

The Rip-up and Reroute Technique Research for Physical Synthesis in the Basis of Reconfigurable SoCs

2018 · IPPM RAS, D.A. Zheleznikov, et al. · Problems of advanced micro- and nanoelectronic systems development · 7

PDF

Application of SAT Approach to Switch Blocks Routing for Reconfigurable System-on-a-chip

2020 · IPPM RAS, D.V. Zhukov, et al. · Problems of advanced micro- and nanoelectronic systems development · 5

PDF

Маршрут топологического синтеза для реконфигурируемых систем на кристалле специального назначения

2019 · С. В. Гаврилов, Д. А. Железников, et al. · Микроэлектроника · 5

Development of the Trusted Tools for IC Design on Heterogeneous FPGAs

2023 · Sergey Vitalievich Gavrilov, Daniil Aleksandrovich Zheleznikov, et al. · Proceedings of the Institute for System Programming of RAS · 3

PDF

The Analysis of Logic Resynthesis Methods to Increase the Fault Tolerance of Combinational Circuits for Single Failures

2021 · Nikolay O. Vasilyev, Mariya A. Zapletina, et al. · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 3

The Global Interconnect Routing Approach for Reconfigurable System-on-a-Chip

2020 · Mariya A. Zapletina, Daniil A. Zheleznikov, et al. · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 3

The Iterative SAT Based Approach to Detailed Routing for Reconfigurable System-on-a-Chip

2020 · Denis V. Zhukov, Daniil A. Zheleznikov, et al. · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 3

Pathfinder Algorithm Modification for FPGA Routing Stage

2022 · M. A. Zapletina, S. V. Gavrilov · Russian Microelectronics · 2

The Review of Cellular Automata Algorithms for Placement and Routing Problems

2021 · Mariya A. Zapletina, Denis V. Zhukov · IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering · 2

Optimization of Standard Cells Power Consumption: Logical Effort Based Algorithm

2021 · SC MERI, MIET, et al. · Problems of advanced micro- and nanoelectronic systems development · 2

PDF

Boolean Satisfiability Methods for Modern Computer-Aided Design Problems in Microelectronics

2020 · M.A. Zapletina, D.V. Zhukov, et al. · Proceedings of Universities ELECTRONICS · 2

A Set-Based Theoretical Model of IP-Cores for IC Design on Reconfigurable SoC

2024 · Sergey V. Gavrilov, Daniil A. Zheleznikov, et al. · IEEE International Conference on Problems of Informatics, Electronics and Radio Engineering (PIERE) · 1

The Method of Dynamic Characterization of Standard Cell Libraries for Field Programmable Gate Arrays

2023 · V. M. Khvatov, M. A. Zapletina · INFORMACIONNYE TEHNOLOGII · 1

Backpass Trees for Modifying PathFinder-based Routing Algorithm for FPGA

2022 · Alexander Y. Chistiakov, Mariya A. Zapletina, et al. · International Multi-Conference on Engineering, Computer and Information Sciences (SIBIRCON) · 1

Experimental study of the dynamics of single and connected in a lattice complex-valued mappings: the architecture and interface of authors software for modeling

2021 · I. V. Matyushkin, Pavel Dmitrievich Rubis, et al. · Computer Research and Modeling · 1

PDF

Boolean Satisfiability Methods for Modern Computer-Aided Design Problems in Microelectronics

2021 · M. A. Zapletina, D. V. Zhukov, et al. · Russian Microelectronics · 1

Experimental research of iterated dynamics for the complex exponentials with linear term

2018 · Igor V. Matyushkin, Maria A. Zapletina · Journal of Physics Conference Series · 1

PDF

Опыт Применения Открытой Библиотеки Градиентного Бустинга Catboost На Этапе Трассировки В Рамках Физического Синтеза На Основе Плис

2026 · А.Ю. Чистяков, М.А. Заплетина · Nanoindustry Russia

PDF

Backpass Trees on a Mixed Route Graph for Accelerated FPGA Routing