Get started
Author

Silvia Melitta Mueller

Observed names: Mueller, Silvia Melitta, S. M. Mueller, S. Mueller, S.M. Mueller, SILVIA M. MUELLER, Silvia M. Mueller, Silvia Mueller
OpenAlex ID: A5030672284
A streaming processing unit for a CELL processor
2005 · B. Flachs, S. Asano, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 127
9.1 A 7nm 4-Core AI Chip with 25.6TFLOPS Hybrid FP8 Training, 102.4TOPS INT4 Inference and Workload-Aware Throttling
2021 · Ankur Agrawal, Sae Kyu Lee, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 106
The microarchitecture of the synergistic processor for a cell processor
2005 · B. Flachs, S. Asano, et al. · IEEE Journal of Solid-State Circuits · 100
Computer Architecture: Complexity and Correctness
2000 · Silvia Melitta Mueller, Wolfgang J. Paul · Springer eBooks · 100
IBM POWER6 accelerators: VMX and DFU
2007 · L. Eisen, J. W. Ward, et al. · IBM Journal of Research and Development · 99
A Scalable Multi- TeraOPS Deep Learning Processor Core for AI Trainina and Inference
2018 · Bruce Fleischer, Sunil Shukla, et al. · Symposium on VLSI Circuits · 97
DLFloat: A 16-b Floating Point Format Designed for Deep Learning Training and Inference
2019 · Ankur Agrawal, Silvia M. Mueller, et al. · IEEE Symposium on Computer Arithmetic (ARITH) · 84
RaPiD: AI Accelerator for Ultra-low Precision Training and Inference
2021 · Swagath Venkataramani, Vijayalakshmi Srinivasan, et al. · Proceedings - International Symposium on Computer Architecture/Proceedings · 80
Efficient AI System Design With Cross-Layer Approximate Computing
2020 · Swagath Venkataramani, Xiao Sun, et al. · Proceedings of the IEEE · 70
A Fully Pipelined Single-Precision Floating-Point Unit in the Synergistic Processor Element of a CELL Processor
2006 · H.-J. Oh, S.M. Mueller, et al. · IEEE Journal of Solid-State Circuits · 60
Computer Architecture
2000 · Silvia Melitta Mueller, Wolfgang J. Paul · Springer eBooks · 55
The Vector Floating-Point Unit in a Synergistic Processor Element of a CELL Processor
2005 · S.M. Mueller, C. Jacobi, et al. · IEEE Symposium on Computer Arithmetic (ARITH) · 51
A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference
2020 · Jinwook Oh, Sae Kyu Lee, et al. · Symposium on VLSI Circuits · 41
A Scalable Multi-TeraOPS Core for AI Training and Inference
2018 · Sunil Shukla, Bruce Fleischer, et al. · IEEE Solid-State Circuits Letters · 38
A 7-nm Four-Core Mixed-Precision AI Chip With 26.2-TFLOPS Hybrid-FP8 Training, 104.9-TOPS INT4 Inference, and Workload-Aware Throttling
2021 · Sae Kyu Lee, Ankur Agrawal, et al. · IEEE Journal of Solid-State Circuits · 35
The IBM zEnterprise-196 Decimal Floating-Point Accelerator
2011 · Steven Carlough, Adam Collura, et al. · IEEE Symposium on Computer Arithmetic (ARITH) · 33
A dual mode IEEE multiplier
2002 · G. Even, S.M. Mueller, et al. · IEEE International Conference on Innovative Systems in Silicon · 28
A dual precision IEEE floating-point multiplier
2000 · Guy Even, Silvia M. Mueller, et al. · Integration · 25
Quad Precision Floating Point on the IBM z13
2016 · Cedric Lichtenau, Steven Carlough, et al. · IEEE Symposium on Computer Arithmetic (ARITH) · 22
Advanced Clockgating Schemes for Fused-Multiply-Add-Type Floating-Point Units
2009 · Jochen Preiss, Maarten Boersma, et al. · IEEE Symposium on Computer Arithmetic (ARITH) · 19
Design of the IBM z15 microprocessor
2020 · A. Saporito, M. Recktenwald, et al. · IBM Journal of Research and Development · 13
A matrix math facility for Power ISA(TM) processors
2021 · Moreira, José E., Barton, Kit, et al. · arXiv (Cornell University) · 11
PDF
Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI
2007 · B. Flachs, S. Asano, et al. · IBM Journal of Research and Development · 9
Proving the Correctness of Processors with Delayed Branch Using Delayed PC
2000 · Silvia M. Mueller, Wolfgang J. Paul, et al. · Springer eBooks · 9
FCP for the IBM eServer zSeries systems: Access to distributed storage
2002 · I. Adlung, G. Banzhaf, et al. · IBM Journal of Research and Development · 8
Works count: 43
Citation count: 1,336
H-index: 19
I10-index: 22
Year
Topic
Type