Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Jun‐Ho Boo
Observed names:
Jun-Ho BOO,
Jun-Ho Boo,
Junho Boo
Institution:
Hankuk University of Foreign Studies
Observed institutions:
Sogang University,
Samsung (South Korea),
Samsung Electronics (South Korea),
Hankuk University of Foreign Studies
ORCID:
0000-0002-6139-4459
Observed ORCID:
0000-0002-6139-4459
OpenAlex ID:
A5034589642
A Single-Trim Switched Capacitor CMOS Bandgap Reference With a 3σ Inaccuracy of +0.02%, −0.12% for Battery-Monitoring Applications
2020
·
Jun-Ho Boo
, Kang-Il Cho
, et al.
·
IEEE Journal of Solid-State Circuits
·
62
A 96dB Dynamic Range 2kHz Bandwidth 2nd Order Delta-Sigma Modulator Using Modified Feed-Forward Architecture With Delayed Feedback
2021
·
Ju-Hye Han
, Kang-Il Cho
, et al.
·
IEEE Transactions on Circuits & Systems II Express Briefs
·
31
A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator
2019
·
Kang-Il Cho
, Yong-Sik Kwak
, et al.
·
Custom Integrated Circuits Conference
·
10
A Hybrid Voltage-Time Domain Pipelined ADC With Reference-Embedded Time-Domain Residues
2025
·
Jae-Geun Lim
, Jun-Ho Boo
, et al.
·
IEEE Journal of Solid-State Circuits
·
6
A 2.2mW 12-bit 200MS/s 28nm CMOS Pipelined SAR ADC with Dynamic Register-Based High-Speed SAR Logic
2020
·
Jun-Sang Park
, Je-Min Jeon
, et al.
·
IEEE Asian Solid-State Circuits Conference (A-SSCC)
·
5
A 0.9V 0.022mm2 103dB DR Switched-Capacitor Audio Delta-Sigma Modulator Using Input-Referred kT/C Noise Reduction Technique
2021
·
Yong-Sik Kwak
, Ho-Jin Kim
, et al.
·
IEEE Asian Solid-State Circuits Conference (A-SSCC)
·
4
A Single-Trim Switched Capacitor CMOS Bandgap Reference with a 3σ Inaccuracy of +0.02%, −0.12% for Battery Monitoring Applications
2020
·
Jun-Ho Boo
, Kang-Il Cho
, et al.
·
Symposium on VLSI Circuits
·
4
A 12-bit 3-MS/s Synchronous SAR ADC With a Hybrid RC DAC
2023
·
Mi-Ji Go
, Jun-Ho Boo
, et al.
·
International SoC Design Conference
·
3
A Single-Loop Third-Order 10-MHz BW Source-Follower-Integrator Based Discrete-Time Delta-Sigma ADC
2022
·
Ho-Jin Kim
, Jun-Ho Boo
, et al.
·
IEEE Transactions on Circuits & Systems II Express Briefs
·
3
A 232.2nW Segmented Curvature Compensation Sub-BGR with Bandgap Core Reusing
2025
·
Seung-Hun Park
, Jun-Ho Boo
, et al.
·
JSTS Journal of Semiconductor Technology and Science
·
2
A 430-MS/s 7-b Asynchronous SAR ADC With a 40 fF Input Sampling Capacitor
2022
·
Hyoung-Jung Kim
, Jae-Hyuk Lee
, et al.
·
International SoC Design Conference
·
2
A Non-binary C-R Hybrid DAC for 12 b 100 MS/s CMOS SAR ADCs with Fast Residue Settling
2021
·
Jae-Geun Lim
, Seung-Hoon Lee
, et al.
·
JSTS Journal of Semiconductor Technology and Science
·
2
A Third-Order DT Delta-Sigma Modulator With Noise-Coupling Technique
2020
·
Tae-Gwan Kim
, Kang-II Cho
, et al.
·
International SoC Design Conference
·
2
A Two-Step ADC with a Separate DAC Method for Enhanced Sub-Quantizer Settling Condition
2025
·
Jae-Geun Lim
, Jun-Ho Boo
, et al.
·
International Conference on Electronics, Information, and Communication (ICEIC)
·
1
A 97.7-dB DR 12.3-μW 1-kHz Bandwidth 2nd Order Delta-sigma Modulator with a Fully Differential Class-AB Op-Amp using Floating Class-AB Control
2023
·
Byeong-Ho Yu
, Jun-Ho Boo
, et al.
·
JSTS Journal of Semiconductor Technology and Science
·
1
An 11-bit 160-MS/s Non-binary C-based SAR ADC with a Partially Monotonic Switching Scheme
2023
·
Jae-Hyuk Lee
, Seung-Hoon Lee
, et al.
·
JSTS Journal of Semiconductor Technology and Science
·
1
A 70 dB SNDR 10 MS/s 28 nm CMOS Nyquist SAR ADC with Capacitor Mismatch Calibration Reusing Segmented Reference Voltages
2021
·
Ho-Jin Kim
, Seung-Hoon Lee
, et al.
·
JSTS Journal of Semiconductor Technology and Science
·
1
A 10-b 900-MS/s Single-Channel Pipelined-SAR ADC Using Current-Mode Reference Scaling
2020
·
Kang-Il Cho
, Ho-Jin Kim
, et al.
·
IEEE Asian Solid-State Circuits Conference (A-SSCC)
·
1
A ±50-A Shunt-Based Current Sensor With ±0.2% Gain Error From --40 °C to 125 °C
2026
·
Seong-Bo Park
, Hyoung-Jung Kim
, et al.
·
IEEE Transactions on Circuits and Systems I Regular Papers
A Second-order 8.3-MHz BW Noise-shaping SAR ADC Using Shared Amplifier for Lossless Switched-capacitor Integration
2025
·
Young-Hwan Lee
, Jae-Geun Lim
, et al.
·
JSTS Journal of Semiconductor Technology and Science
A BJT-based CMOS Temperature Sensor With a ±0.94°C 3σ-inaccuracy From −40°C to +150°C
2025
·
Tae-June Park
, Jun-Ho Boo
, et al.
·
JSTS Journal of Semiconductor Technology and Science
A 4.2 Gb/S $5^{\text {th }}$ Generation F-Chip of Toggle 5.1 Specification With All-Path Speed Boosting Scheme and Sca Protocol for High Density Nand Flash Applications
2025
·
Kyeonghwan Park
, Jichull Jeong
, et al.
·
IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
A Second-order Delta-sigma Modulator for Battery Management System DC Measurement
2025
·
Ji-Ho Park
, Jun-Ho Boo
, et al.
·
JSTS Journal of Semiconductor Technology and Science
A 7‐Bit 700 MS/s 2b/Cycle Asynchronous SAR ADC With Partially Merged Capacitor Switching
2025
·
Hyoung‐Jung Kim
, Jae‐Hyuk Lee
, et al.
·
Electronics Letters
PDF
A CMOS Analog Front-End for Hall Sensor Readout IC
2024
·
Kang-Il Cho
, Jun-Ho Boo
, et al.
·
International Conference on Electronics, Information, and Communication (ICEIC)
Show more works
View as search
Works count:
27
Citation count:
141
H-index:
5
I10-index:
3
Year
Topic
Type
