Get started
Author

Neha Paras

Observed names: N. Paras, Paras, Neha
ORCID: 0000-0002-0814-088X
Observed ORCID: 0000-0002-0814-088X
OpenAlex ID: A5046479624
Insights into the DC, RF/Analog and linearity performance of vertical tunneling based TFET for low-power applications
2019 · Neha Paras, Sudakar Singh Chauhan · Microelectronic Engineering · 57
Temperature sensitivity analysis of vertical tunneling based dual metal Gate TFET on analog/RF FOMs
2019 · Neha Paras, Sudakar Singh Chauhan · Applied Physics A · 47
A novel vertical tunneling based Ge-source TFET with enhanced DC and RF characteristics for prospect low power applications
2019 · N. Paras, S.S. Chauhan · Microelectronic Engineering · 44
Impact of the Self-Heating Effect on Nanosheet Field Effect Transistor Performance
2023 · Billel Smaani, Neha Paras, et al. · ECS Journal of Solid State Science and Technology · 21
PDF
Simulation Of Mems Based Capacitive Pressure Sensor Using Comsol Multiphysics
2012 · Gitesh Mishra, Neha Paras, et al. · 15
Design and Integration of Vertical TFET and Memristor for Better Realization of Logical Functions
2022 · Jeetendra Singh, Shailendra Singh, et al. · Silicon · 11
Vertical Tunneling Based Tunnel Field Effect Transistor with Workfunction Engineered Hetero-Gate to Enhance DC Characteristics
2019 · Neha Paras, Sudakar Singh Chauhan · Journal of Nanoelectronics and Optoelectronics · 10
Design and analysis of novel La:HfO2 gate stacked ferroelectric tunnel FET for non-volatile memory applications
2024 · Neha Paras, Shiromani Balmukund Rahi, et al. · Memories - Materials Devices Circuits and Systems · 9
Analysis and Implementation of Approximate 4-2 Compressors for Approximate Multipliers
2023 · Jignesh Kokkiligadda, Dharmendra Kumar Jhariya, et al. · International Conference on Paradigm Shifts in Communications Embedded Systems, Machine Learning and Signal Processing (PCEMS) · 7
Optimization of Design Parameters for Vertical Tunneling Based Dual Metal Dual Gate TFET
2019 · N. Paras, S.S. Chauhan · International Conference on Advances in Computing and Communication Engineering · 5
Performance Analysis of Tunnel Field Effect Transistor for Low‐Power Applications
2022 · Deepak Kumar, Shiromani Balmukund Rahi, et al. · 2
Design and simulation of uncooled microbolometer using coventorware
2016 · Suryansh Arora, Neha Paras, et al. · AIP conference proceedings · 2
Performance Evaluation of Ge-Source Dielectrically Modulated TFET
2024 · Pooja Raghav, Manisha Bharti, et al. · International Conference on Electronics, Communication and Signal Processing (ICECSP) · 1
Room temperature magento-electric coupling in Pb–Zn substituted Co2Y-hexaferrite
2022 · Deepika, Neha Paras, et al. · Journal of Materials Science Materials in Electronics · 1
Linearity Analysis of Line Tunneling Based TFET for High-Performance RF Applications
2020 · Neha Paras, Sudakar Singh Chauhan · Lecture notes in electrical engineering · 1
Impact of trap states and steric effects on Ge-source V-TFET based pesticide biosensor
2026 · Aravind Madhav, Neha Paras · Analog Integrated Circuits and Signal Processing
A Comprehensive Evaluation of Schmitt Trigger Designs in 90nm CMOS Technology
2024 · Sahil Saurabh, Manisha Bharti, et al. · International Conference on Electronics, Communication and Signal Processing (ICECSP)
Dynamic Power Reduction in dual edge triggered D-Flip-flop clock gating using Memristor
2024 · Poonam Sharma, Manisha Bharti, et al. · IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS)
Compact analytical model for graphene field effect transistor
2023 · Abhishek Kumar Upadhyay, Siromani Balmukund Rahi, et al. · CRC Press eBooks
Recent Challenges in the IT and Semiconductor Industry
2023 · Young Suh Song, Shiromani Balmukund Rahi, et al. · CRC Press eBooks
Investigation of the Direct Source to Drain Tunneling in 5 nm Nanotube Junctionless Field Effect Transistor
2023 · Pramod Kumar Gautam, Manisha Bharti, et al. · International Conference on Paradigm Shifts in Communications Embedded Systems, Machine Learning and Signal Processing (PCEMS)
Designing of Nonvolatile Memories Utilizing Tunnel Field Effect Transistor
2023 · Pramod Kumar, Neha Paras, et al. · CRC Press eBooks
Works count: 23
Citation count: 233
H-index: 8
I10-index: 7
Year
Topic
Type