Get started
Author

Zaid Al-Wardi

Observed names: Al-Wardi, Zaid Saleem, Zaid Alwardi
ORCID: 0000-0002-9117-4801
Observed ORCID: 0000-0002-9117-4801
OpenAlex ID: A5050763408
Towards Line-Aware Realizations of Expressions for HDL-Based Synthesis of Reversible Circuits
2015 · Zaid Al-Wardi, Robert Wille, et al. · Lecture notes in computer science · 7
Synthesis of Reversible Circuits Using Conventional Hardware Description Languages
2018 · Zaid Alwardi, Robert Wille, et al. · IEEE International Symposium on Multiple-Valued Logic (ISMVL) · 6
Re-Writing HDL Descriptions for Line-Aware Synthesis of Reversible Circuits
2016 · Zaid Alwardi, Robert Wille, et al. · IEEE International Symposium on Multiple-Valued Logic (ISMVL) · 5
Towards VHDL-Based Design of Reversible Circuits: Work in Progress Report
2017 · Zaid Al-Wardi, Robert Wille, et al. · Lecture notes in computer science · 3
Reducing Reversible Circuit Line Count Using Boolean Techniques
2023 · Zaid Al-Wardi · International Scientific Conference of Engineering Sciences (ISCES) · 2
Radix-p Multiple Valued Logic Function Simplification using Higher Radix Representation
2021 · Zaid Al-Wardi · Journal of Physics Conference Series · 2
PDF
Complexity Analysis for Garbage-Free Reversible Computation of Boolean Functions with Variable Ancilla
2026 · Zaid Al-Wardi · Journal of Engineering and Sustainable Development
PDF
Empirical Comparison of Multi-Output Boolean Function Minimization Algorithms using Ternary-Indexed Prime Implicants
2026 · Zaid Al-Wardi · Academic Journal of Electrical and Computer Engineering
PDF
Recursive Ternary-based Algorithm for Computing Prime Implicants of Multi-output Boolean Functions
2023 · Zaid Al-Wardi, Osama Al-Wardi · Journal of Engineering and Sustainable Development
PDF
Optimized Boolean expression embedding in quantum and reversible logic circuits
2023 · Zaid Al-Wardi · AIP conference proceedings
HDL-based Synthesis of Reversible Circuits : A Scalable Design Approach
2018 · Zaid Al-Wardi
Extensions to the Reversible Hardware Description Language SyReC
2017 · Zaid Alwardi, Robert Wille, et al. · IEEE International Symposium on Multiple-Valued Logic (ISMVL)
Works count: 13
Citation count: 25
H-index: 3
I10-index:
Year
Topic
Type