Get started
Author

Luis Pizano‐Escalante

Observed names: L. Pizano-Escalante, Luis Pizano-Escalante
ORCID: 0000-0001-7034-8967
Observed ORCID: 0000-0001-7034-8967
OpenAlex ID: A5053229053
Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation
2013 · A. Rodriguez-Garcia, L. Pizano-Escalante, et al. · International Conference on ReConFigurable Computing and FPGAs (ReConFig) · 27
Vector Accelerator Unit for Caravel
2023 · Emilio Isaac Baungarten-Leon, Susana Ortega-Cisneros, et al. · IEEE Embedded Systems Letters · 12
Low-Complexity Maximum-Likelihood Detector for IoT BLE Devices
2020 · Jose Valencia-Velasco, Omar Longoria-Gandara, et al. · IEEE Internet of Things Journal · 12
Fast bit-accurate reciprocal square root
2015 · L. Pizano-Escalante, R. Parra-Michel, et al. · Microprocessors and Microsystems · 11
IEEE-754 Half-Precision Floating-Point Low-Latency Reciprocal Square Root IP-Core
2018 · Cuauhtemoc R. Aguilera-Galicia, Omar Longoria-Gandara, et al. · IEEE Latin-American Conference on Communications · 8
Modular Arithmetic CPM for SDR Platforms
2022 · Abisai Ramirez-Perez, Rodrigo Aldana-Lopez, et al. · IEEE Transactions on Circuits & Systems II Express Briefs · 7
Digital linear GFSK demodulator for IoT devices
2018 · Rodrigo Aldana‐Lopez, Jose Valencia‐Velasco, et al. · IET Communications · 5
On-chip implementation of a low-latency bit-accurate reciprocal square root unit
2018 · Cuauhtémoc R. Aguilera-Galicia, Omar Longoria-Gandara, et al. · Integration · 5
Design of an ASIC Vector Engine for a RISC-V Architecture
2025 · Miguel Bucio-Macías, Luis Pizano-Escalante, et al. · Chips · 4
PDF
Application-Specific Integrated Circuit of an Inter-IC Sound Digital Filter for Audio Systems
2023 · Rene Davila-Velarde, Ricardo Ramos-Contreras, et al. · Applied Sciences · 4
PDF
Efficient Optimal Linear Estimation for CPM: An Information Fusion Approach
2023 · Rodrigo Aldana-López, Jose Valencia-Velasco, et al. · IEEE Internet of Things Journal · 3
Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC Technology
2018 · Cuauhtemoc R. Aguilera-Galicia, Omar Longoria-Gandara, et al. · IEEE Latin-American Conference on Communications · 3
Simulation Model to Predict BER Based on S-Parameters of High-Speed Interconnects
2018 · L. Pizano-Escalante, O. Longoria-Gandara, et al. · IEEE Design and Test · 3
Crosstalk Cancellation on High-Speed Interconnects Through a MIMO Linear Precoding
2013 · L. Pizano-Escalante, O. Longoria-Gandara, et al. · IEEE Transactions on Microwave Theory and Techniques · 3
Fast Scalable Architecture of a Near-ML Detector for a MIMO-QSM Receiver
2019 · Ismael Lopez, L. Pizano-Escalante, et al. · Electronics · 2
PDF
Optimizing Pre-Silicon CPU Validation: Reducing Simulation Time with Unsupervised Machine Learning and Statistical Analysis
2025 · Victor Rodriguez-Bahena, Luis Pizano-Escalante, et al. · Computers · 1
PDF
Orthogonal Space-Time Bluetooth System for IoT Communications
2025 · Rodrigo Aldana-López, Omar Longoria-Gandara, et al. · IoT
PDF
Cachedia: An Environment for Efficient Cache Verification With Graphic Visualization for Debugging
2025 · Francisco J. Rodriguez-Navarrete, German Pinedo-Diaz, et al. · IEEE Access
Works count: 18
Citation count: 110
H-index: 6
I10-index: 4
Year
Topic
Type