Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Andrew Lines
Observed names:
A. Lines,
A.M. Lines,
Andrew M. Lines,
Lines, Andrew Matthew
Institution:
Intel (United States)
Observed institutions:
University of Southern California,
California Institute of Technology,
Intel (United States),
Fulcrum Corporation (United States)
OpenAlex ID:
A5062614463
Loihi: A Neuromorphic Manycore Processor with On-Chip Learning
2018
·
Mike Davies
, Narayan Srinivasa
, et al.
·
IEEE Micro
·
3,950
The design of an asynchronous MIPS R3000 microprocessor
2002
·
A.J. Martin
, A. Lines
, et al.
·
Conference on Advanced Research in VLSI
·
327
Pipelined Asynchronous Circuits
1998
·
Lines, Andrew Matthew
·
CaltechAUTHORS (California Institute of Technology)
·
218
PDF
Asynchronous interconnect for synchronous soc design
2004
·
A. Lines
·
IEEE Micro
·
122
Slack Matching Asynchronous Designs
2006
·
P.A. Beerel
, Nam-Hoon Kim
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
85
Proteus: An ASIC Flow for GHz Asynchronous Designs
2011
·
Peter A. Beerel
, Georgios D. Dimou
, et al.
·
IEEE Design & Test of Computers
·
84
Loihi Asynchronous Neuromorphic Research Chip
2018
·
Andrew Lines
, Prasad Joshi
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
45
An asynchronous pipelined lattice structure filter
2002
·
U.V. Cummings
, A.M. Lines
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
33
Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs
2004
·
A. Lines
·
IEEE Symposium on High-Performance Interconnects (HOTI)
·
31
A 72-Port 10G Ethernet Switch/Router Using Quasi-Delay-Insensitive Asynchronous Design
2014
·
Mike Davies
, Andrew Lines
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
20
GHz Asynchronous SRAM in 65nm
2009
·
Jonathan Dama
, Andrew Lines
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
17
The Vortex: A Superscalar Asynchronous Processor
2007
·
Andrew Lines
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
6
NanoMesh: An Asynchronous Kilo-Core System-on-Chip
2013
·
Jonathan Tse
, Andrew Lines
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
5
A Single-Stage, Single-Inductor, 6-Input 9-Output Multi-Modal Energy Harvesting Power Management IC for 100µW-120MW Battery-Powered IoT Edge Nodes
2018
·
Suhwan Kim
, Vaibhav Vaidya
, et al.
·
Symposium on VLSI Circuits
·
4
Asynchronous Serial Infrastructure Using FPIO
2021
·
Andrew Lines
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
2
Performance-Driven Clustering of Asynchronous Circuits
2014
·
Georgios D. Dimou
, Peter A. Beerel
, et al.
·
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
·
2
Performance-Driven Clustering of Asynchronous Circuits
2011
·
Georgios D. Dimou
, Peter A. Beerel
, et al.
·
Lecture notes in computer science
·
2
Mount Sisyphus: Energy-Efficient Asynchronous RISC-V Microcontroller in Intel 3 Process
2025
·
Andrew Lines
, Ruokun Liu
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
·
1
Clock Generator with Clock Domain Crossing
2025
·
Robert Karmazin
, Andrew Lines
, et al.
·
IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
Show more works
View as search
Works count:
19
Citation count:
4,954
H-index:
11
I10-index:
11
Year
Topic
Type
