Get started
Author

Nirmal Kumar Boran

Observed name: Nirmal Boran
ORCID: 0000-0003-3942-7899
Observed ORCID: 0000-0003-3942-7899
OpenAlex ID: A5064947330
Classification based scheduling in Heterogeneous ISA Architectures
2020 · Nirmal Kumar Boran, Dinesh Kumar Yadav, et al. · International Symposium on VLSI Design and Test (VDAT) · 6
GNNDLD: Graph Neural Network with Directional Label Distribution
2024 · Chandramani Chaudhary, Nirmal Boran, et al. · International Conference on Agents and Artificial Intelligence (ICAART) · 4
Fine-Grained Scheduling in Heterogeneous-ISA Architectures
2020 · Nirmal Kumar Boran, Shubhankit Rathore, et al. · IEEE Computer Architecture Letters · 4
Performance Modelling and Dynamic Scheduling on Heterogeneous-ISA Multi-core Architectures
2019 · Nirmal Kumar Boran, Dinesh Kumar Yadav, et al. · Communications in computer and information science · 4
Performance modelling of heterogeneous ISA multicore architectures
2016 · Nirmal Kumar Boran, Rameshwar Prasad Meghwal, et al. · IEEE East-West Design & Test Symposium (EWDTS) · 4
MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures
2024 · Prakhar Diwan, Suryakant Toraskar, et al. · International Conference on VLSI Design · 3
Secure KNN Computation on Cloud
2023 · Tikaram Sanyashi, Nirmal Kumar Boran, et al. · Lecture notes in computer science · 1
PASS-P: Performance and Security Sensitive Dynamic Cache Partitioning
2022 · Nirmal Boran, Pranil Joshi, et al. · International Conference on Security and Cryptography · 1
SPARTON: Secure Dynamic Partition Scheme for Last-Level Cache
2026 · Tejeshwar Thorawade, Rishab Ravi, et al. · International Conference on Security and Cryptography
Query Adaptive Rank Fusion: A Training Free per Query Weighting Scheme for Sparse–Dense Hybrid Retrieval
2026 · Mohammad Rafeeq, Chandramani Chaudhary, et al. · International Conference on Data Science, Technology and Applications (DATA)
Lichen: Leveraging Coupled Heterogeneity
2025 · Prakhar Diwan, Nirmal Kumar Boran, et al. · International Conference on VLSI Design
SCAM: Secure Shared Cache Partitioning Scheme to Enhance Throughput of CMPs
2025 · Varun Venkitaraman, Rishab Ravi, et al. · International Conference on Security and Cryptography
HIDC: Heterogeneous-ISA Dynamic Core
2024 · Nirmal Kumar Boran, Prakhar Diwan, et al. · IEEE International Conference on High Performance Computing and Communications; IEEE International Conference on Smart City; IEEE International Conference on Data Science and Systems (HPCC/SmartCity/DSS)
On Disabling Prefetcher to Amplify Cache Side Channels
2021 · Nirmal Kumar Boran, Kenrick Pinto, et al. · International Symposium on VLSI Design and Test (VDAT)
Works count: 14
Citation count: 27
H-index: 4
I10-index:
Year
Topic
Type