Get started
Author

Lakshmi P. Rao

Observed names: L.P. Rao, Lakshmi Rao
ORCID: 0009-0007-5113-6249
Observed ORCID: 0009-0007-5113-6249
OpenAlex ID: A5074810392
A 3.8 mW/Gbps Quad-Channel 8.5–13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS
2016 · Namik Kocaman, Tamer Ali, et al. · IEEE Journal of Solid-State Circuits · 35
Enabling high-speed turbo-decoding through concurrent interleaving
2003 · M.J. Thul, N. Wehn, et al. · IEEE International Symposium on Circuits and Systems proceedings · 34
18.1 A 600Gb/s DP-QAM64 Coherent Optical Transceiver Frontend with 4x105GS/s 8b ADC/DAC in 16nm CMOS
2024 · Guansheng Li, Adesh Garg, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 30
6.1 A 112Gb/s Serial Link Transceiver With 3-tap FFE and 18-tap DFE Receiver for up to 43dB Insertion Loss Channel in 7nm FinFET Technology
2023 · Bo Zhang, Anand Vasani, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 28
A 112-Gb/s Serial Link Transceiver With Three-Tap FFE and 18-Tap DFE Receiver for up to 43-dB Insertion Loss Channel in 7-nm FinFET Technology
2023 · Bo Zhang, Anand Vasani, et al. · IEEE Journal of Solid-State Circuits · 23
A 125 mW 8.5–11.5 Gb/s serial link transceiver with a dual path 6-bit ADC/5-tap DFE receiver and a 4-tap FFE transmitter in 28 nm CMOS
2016 · Bharath Raghavan, Aida Varzaghani, et al. · Symposium on VLSI Circuits · 10
A 3.8 mW/Gbps quad-channel 8.5–13 Gbps serial link with a 5-tap DFE and a 4-tap transmit FFE in 28 nm CMOS
2015 · Tamer Ali, Lakshmi Rao, et al. · Symposium on VLSI Circuits · 6
Correcting the Effects of Mismatches in Time-Interleaved Analog Adaptive FIR Equalizers
2012 · Lakshmi P. Rao, Nattapol Sitthimahachaikul, et al. · IEEE Transactions on Circuits and Systems I Regular Papers · 6
An 800GbE PAM-4 PHY Transceiver that Supports 42dB Copper and Direct-Drive Optical Applications in 7nm
2025 · Chang Liu, Burak Catli, et al. · Custom Integrated Circuits Conference · 3
Overcoming the Effect of the Summation-Node Parasitic Pole in an Analog Equalizer
2011 · Nattapol Sitthimahachaikul, Lakshmi P. Rao, et al. · IEEE Transactions on Circuits and Systems I Regular Papers · 3
Canceling the ISI Due to Finite S/H Bandwidth in a Circular Buffer Forward Equalizer
2012 · Nattapol Sitthimahachaikul, Lakshmi P. Rao, et al. · IEEE Transactions on Circuits & Systems II Express Briefs · 2
An 800GbE PAM-4 PHY Transceiver for 42 dB Copper and Direct-Drive Optical Applications in 7 nm
2025 · Chang Liu, Burak Catli, et al. · IEEE Solid-State Circuits Letters
Performance Comparison of Noise-Predictive DFE and PRML Detectors
2003 · Lakshmi P. Rao
Works count: 13
Citation count: 180
H-index: 6
I10-index: 6
Year
Topic
Type