Get started
Author

Shagun Bajoria

Observed names: Bajoria, Shagun, S. Bajoria
Observed institutions: NXP (Netherlands), NXP (Germany), Texas Instruments (Germany), Eindhoven University of Technology, Delft University of Technology, Dhirubhai Ambani University
ORCID: 0000-0002-0732-6578
Observed ORCID: 0000-0002-0732-6578
OpenAlex ID: A5080137587
A 2.2 GHz Continuous-Time $\mathrm {\Delta \!\Sigma }$ ADC With −102 dBc THD and 25 MHz Bandwidth
2016 · Lucien Breems, Muhammed Bolatkale, et al. · IEEE Journal of Solid-State Circuits · 54
A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With −101-dBc THD and 120-MHz Bandwidth Using Blind Digital DAC Error Correction
2022 · Muhammed Bolatkale, Robert Rutten, et al. · IEEE Journal of Solid-State Circuits · 28
A 158-mW 360-MHz BW 68-dB DR Continuous-Time 1-1-1 Filtering MASH ADC in 40-nm CMOS
2022 · Qilong Liu, Lucien J. Breems, et al. · IEEE Journal of Solid-State Circuits · 24
PDF
A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH ΔΣ ADC in 40nm CMOS
2022 · Qilong Liu, Lucien Breems, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 18
15.2 A 2.2GHz continuous-time ΔΣ ADC with −102dBc THD and 25MHz BW
2016 · Lucien Breems, Muhammed Bolatkale, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 16
A 120-MHz BW, 122-dBFS SFDR CTΔΣ ADC With a Multi-Path Multi-Frequency Chopping Scheme
2024 · Sundeep Javvaji, Muhammed Bolatkale, et al. · IEEE Journal of Solid-State Circuits · 15
A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS
2021 · C. Zhang, L. Breems, et al. · European Solid-State Circuits Conference (ESSCIRC) · 13
A 28nm 6GHz 2b Continuous-Time $\Delta\Sigma$ ADC with −101 dBc THD and 120MHz Bandwidth Using Digital DAC Error Correction
2022 · Muhammed Bolatkale, Robert Rutten, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 11
Analysis of the Inter-Stage Signal Leakage in Wide BW Low OSR and High DR CT MASH ΔΣM
2020 · Qilong Liu, Lucien J. Breems, et al. · IEEE International Symposium on Circuits and Systems proceedings · 7
A 6GHz Continuous-Time Bandpass ΔΣ ADC with Background Filter Calibration and –100dBc IM3 for a Mixer-Less DAB Band III Receiver
2024 · S. Bajoria, R. Rutten, et al. · 6
A 4GHz 2b 5th Order Continuous-Time $\boldsymbol{\Delta} \boldsymbol{\Sigma}$ Modulator with –100.1dBc THD and 122DBFS SFDR in 100MHz BW
2025 · Sundeep Javvaji, Lucien Breems, et al. · IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) · 4
A 2GHz 2-bit Continuous-Time Delta Sigma ADC with 2GHz chopper achieving 12nV/sqrt(Hz) 1/f noise at 153kHz and -104.7dBc THD in 30MHz BW
2022 · P. Cenci, H. Brekelmans, et al. · European Solid-State Circuits Conference (ESSCIRC) · 4
Precision Current Mirror
2010 · Shagun Bajoria · Research Repository (Delft University of Technology) · 4
Quantization Noise Cancellation Through Modelling of Non-Linearities in Sigma Delta Modulators
2025 · Stijn Ringeling, Marco Fattori, et al. · IEEE International Symposium on Circuits and Systems proceedings · 3
PDF
A 6GHz Multi-Path Multi-Frequency Chopping CTΔΣ Modulator achieving 122dBFS SFDR from 150kHz to 120MHz BW
2023 · Sundeep Javvaji, Muhammed Bolatkale, et al. · IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) · 3
PDF
Cancellation of Quantization Noise in Sigma Delta Modulators Through Modeling of Non-Linearities
2025 · Stijn Ringeling, Marco Fattori, et al. · IEEE Transactions on Circuits & Systems II Express Briefs · 2
A 6-GHz Continuous-Time Bandpass ΔΣ ADC With Background Filter Calibration and −100 dBc IM3 for a Mixer-Less DAB Band III Receiver
2025 · Shagun Bajoria, Robert Rutten, et al. · IEEE Journal of Solid-State Circuits · 2
A 7.3 mW 200 MHz-BW 4-element Passive-Beamforming Continuous-Time ΔΣ ADC with >30dB Spatial Interferer Suppression
2024 · Remco Schalk, Patrick van Mourik, et al. · 2
Novel Baseband Analog Beamforming through Resistive DACs and Sigma Delta Modulators
2020 · S. Ringeling, L. Steinebach, et al. · European Conference on Circuit Theory and Design · 2
A Full-Band Multi-Standard Global Analog & Digital Car Radio SoC with a Single Fixed-Frequency PLL
2019 · Lucien J. Breems, Jan van Sinderen, et al. · Digest of papers - IEEE Radio Frequency Integrated Circuits Symposium · 2
Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation
2008 · Shagun Bajoria, Vineet Kumar Singh, et al. · International Symposium on Low Power Electronics and Design (ISLPED) · 2
A 4-Element Passive-Beamforming CT- ΔΣ ADC for Spatial Selectivity in Automotive Radar
2025 · Remco Schalk, Zitao Zhu, et al. · IEEE Transactions on Circuits and Systems I Regular Papers · 1
Rapid Estimation of the Harmonic Distortion Caused by Loop Filter Nonlinearity in Sigma--Delta Modulator Circuits
2026 · Leonardo Papale, Stijn Ringeling, et al. · IEEE Transactions on Circuits & Systems II Express Briefs
Quantization Noise and DAC Errors Cancellation for Nonlinearity Characterization of Sigma Delta Modulators
2026 · Leonardo Papale, Stijn Ringeling, et al. · IEEE Interregional NEWCAS Conference (NEWCAS)
A 28nm CMOS SAR-Based Continuous-Time Pipeline ADC with 103dB SFDR and 270MHz Bandwidth Using NCF and DAC Error Calibration
2026 · Qilong Liu, Robert Rutten, et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference
Works count: 29
Citation count: 223
H-index: 8
I10-index: 8
Year
Topic
Type