Product
Help
Pricing
About
Jobs
Log in
Get started
Author
Add to collection
Priyadarsan Patra
Observed names:
P Patra,
P. Patra,
Priyadarshan Patra
Institutions:
National Institute of Science and Technology,
Samsung (India)
Observed institutions:
Intel (United States),
Princeton University,
National Institute of Science and Technology,
XIM University,
Samsung (India),
The University of Texas at Austin,
Dehradun Institute of Technology University
show all 7
ORCID:
0000-0002-9585-0598
Observed ORCID:
0000-0002-9585-0598
OpenAlex ID:
A5084851156
On the cusp of a validation wall
2007
·
Priyadarsan Patra
·
IEEE Design & Test of Computers
·
85
Impact of Process and Temperature Variations on Network-on-Chip Design Exploration
2008
·
Bin Li
, Li-Shiuan Peh
, et al.
·
ACM/IEEE International Symposium on Networks-on-Chip (NOCS)
·
64
A course recommendation system based on grades
2020
·
Bhaskar Mondal
, Om Patra
, et al.
·
54
Runtime validation of memory ordering using constraint graph checking
2008
·
Kaiyu Chen
, Sharad Malik
, et al.
·
Proceedings - International Symposium on High-Performance Computer Architecture/Proceedings
·
44
A design for digital, dynamic clock deskew
2004
·
C.E. Dike
, N.A. Kurd
, et al.
·
Symposium on VLSI Circuits
·
36
Efficient combination of trace and scan signals for post silicon validation and debug
2011
·
Kanad Basu
, Prabhat Mishra
, et al.
·
Proceedings/Proceedings - International Test Conference
·
30
Delay insensitive logic for RSFQ superconductor technology
2002
·
P. Patra
, S. Polonsky
, et al.
·
Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems
·
25
Efficient building blocks for delay insensitive circuits
2002
·
P. Patra
, D.S. Fussell
·
24
Approaches to design of circuits for low-power computation
1996
·
Priyadarsan Patra
·
20
Dynamic Selection of Trace Signals for Post-Silicon Debug
2013
·
Kanad Basu
, Prabhat Mishra
, et al.
·
17
A Novel Performance-Driven Topology Design Algorithm
2007
·
Min Pan
, Chris Chu
, et al.
·
Asia and South Pacific Design Automation Conference (ASP-DAC)
·
17
Runtime Validation of Transactional Memory Systems
2008
·
Kaiyu Chen
, Sharad Malik
, et al.
·
International Symposium on Quality Electronic Design (ISQED)
·
14
Automated phase assignment for the synthesis of low power domino circuits
1999
·
Priyadarshan Patra
, Unni Narayanan
·
Proceedings - ACM IEEE Design Automation Conference
·
13
PDF
In silico ranking of phenolics for therapeutic effectiveness on cancer stem cells
2020
·
Monalisa Mandal
, Sanjeeb Kumar Sahoo
, et al.
·
BMC Bioinformatics
·
12
PDF
High-Level Synthesis Fundamentals
2008
·
Saraju P. Mohanty
, Nagarajan Ranganathan
, et al.
·
Springer eBooks
·
12
Building-Blocks for Designing DI Circuits
1993
·
Priyadarsan Patra
, Donald S. Fussell
·
12
Nano-CMOS Mixed-Signal Circuit Metamodeling Techniques: A Comparative Study
2010
·
O Garitselov
, S P Mohanty
, et al.
·
International Symposium on Electronic System Design
·
10
A system-level solution to domino synthesis with 2 GHz application
2003
·
B. Chappell
, X. Wang
, et al.
·
IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)
·
10
Bee Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL
2011
·
Oleg Garitselov
, Saraju P. Mohanty
, et al.
·
International Symposium on Electronic System Design
·
9
Power Reduction Fundamentals
2008
·
Saraju P. Mohanty
, Nagarajan Ranganathan
, et al.
·
Springer eBooks
·
9
A PVT aware accurate statistical logic library for high-κ metal-gate nano-CMOS
2009
·
Dhruva Ghai
, Saraju P. Mohanty
, et al.
·
International Symposium on Quality Electronic Design (ISQED)
·
8
Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults
2013
·
Kanad Basu
, Prabhat Mishra
, et al.
·
International Conference on VLSI Design and International Conference on Embedded Systems (VLSID)
·
7
Automatic Diagnosis of Diabetes by Expert System
2012
·
Priyadarsan Patra
·
7
ESTIMA
2003
·
Kavel M. Büyüksahin
, Priyadarsan Patra
, et al.
·
International Symposium on Low Power Electronics and Design (ISLPED)
·
7
Enabling Hardware Performance Counters for Microkernel-Based Virtualization on Embedded Systems
2020
·
Deepa Mathew
, Bijoy Antony Jose
, et al.
·
IEEE Access
·
6
PDF
Show more works
View as search
Works count:
68
Citation count:
601
H-index:
13
I10-index:
18
Year
Topic
Type