Get started
Author

Kevin E. Murray

Observed name: Kevin Murray
ORCID: 0000-0002-8151-8359
Observed ORCID: 0000-0002-8151-8359
OpenAlex ID: A5086554824
VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling
2020 · Kevin E. Murray, Oleg Petelin, et al. · ACM Transactions on Reconfigurable Technology and Systems · 328
Titan: Enabling large and complex benchmarks in academic CAD
2013 · Kevin E. Murray, Scott Whitty, et al. · International Conference on Field Programmable Logic and Applications (FPL) · 150
Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD
2015 · Kevin E. Murray, Scott Whitty, et al. · ACM Transactions on Reconfigurable Technology and Systems · 113
AIR: A Fast but Lazy Timing-Driven FPGA Router
2020 · Kevin E. Murray, Sheng Zhong, et al. · Asia and South Pacific Design Automation Conference (ASP-DAC) · 54
RLPlace: Using Reinforcement Learning and Smart Perturbations to Optimize FPGA Placement
2021 · Mohamed A. Elgammal, Kevin E. Murray, et al. · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 49
SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs
2020 · Kevin E. Murray, Mohamed A. Elgammal, et al. · IEEE Micro · 48
PDF
VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration
2025 · Mohamed A. Elgammal, Amin Mohaghegh, et al. · ACM Transactions on Reconfigurable Technology and Systems · 38
PDF
Learn to Place: FPGA Placement Using Reinforcement Learning and Directed Moves
2020 · Mohamed A. Elgamma, Kevin E. Murray, et al. · International Conference on Field-Programmable Technology (FPT) · 29
Tatum: Parallel Timing Analysis for Faster Design Cycles and Improved Optimization
2018 · Kevin E. Murray, Vaughn Betz · International Conference on Field-Programmable Technology (FPT) · 28
Adaptive FPGA Placement Optimization via Reinforcement Learning
2019 · Kevin E. Murray, Vaughn Betz · ACM/IEEE Workshop on Machine Learning for CAD (MLCAD) · 27
Optimizing FPGA Logic Block Architectures for Arithmetic
2020 · Kevin E. Murray, Jason Luu, et al. · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 25
Quantifying the cost and benefit of latency insensitive communication on FPGAs
2014 · Kevin E. Murray, Vaughn Betz · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · 17
Respect the Difference: Reinforcement Learning for Heterogeneous FPGA Placement
2023 · Fatemehsadat Mahmoudi, Mohamed A. Elgammal, et al. · International Conference on Field-Programmable Technology (FPT) · 11
HETRIS: Adaptive floorplanning for heterogeneous FPGAs
2015 · Kevin E. Murray, Vaughn Betz · International Conference on Field-Programmable Technology (FPT) · 10
Calculated Risks: Quantifying Timing Error Probability With Extended Static Timing Analysis
2018 · Kevin E. Murray, Andrea Suardi, et al. · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 5
From Quartus to VPR: Converting HDL to BLIF with the Titan flow
2013 · Kevin E. Murray, Scott Whitty, et al. · International Conference on Field Programmable Logic and Applications (FPL) · 3
Quantifying error: Extending static timing analysis with probabilistic transitions
2017 · Kevin E. Murray, Andrea Suardi, et al. · Design, Automation, and Test in Europe · 2
Divide-and-Conquer Techniques for Large Scale FPGA Design
2015 · Kevin E. Murray · TSpace (University of Toronto) · 2
PDF
Corrigendum: VTR 9: Open-Source CAD for Fabric and Beyond FPGA Architecture Exploration
2025 · Mohamed A. Elgammal, Amin Mohaghegh, et al. · ACM Transactions on Reconfigurable Technology and Systems
PDF
Fast and Flexible CAD for FPGAs and Timing Analysis
2020 · Kevin E. Murray · TSpace (University of Toronto)
PDF
Works count: 20
Citation count: 939
H-index: 12
I10-index: 14
Year
Topic
Type