Author

Mihai Lefter

Observed names: Lefter, M., Lefter, Mihai

Institution: Leiden University Medical Center

Observed institutions: Leiden University Medical Center, Delft University of Technology

ORCID: 0000-0003-3876-4754

Observed ORCID: 0000-0003-3876-4754

OpenAlex ID: A5089051890

Mutalyzer 2: next generation HGVS nomenclature checker

2021 · Mihai Lefter, Jonathan K Vis, et al. · Bioinformatics · 124

PDF

Ultra low power NEMFET based logic

2013 · Marius Enachescu, Mihai Lefter, et al. · IEEE International Symposium on Circuits and Systems proceedings · 11

Mutalyzer 2: Next Generation HGVS Nomenclature Checker

2020 · Mihai Lefter, Jonathan K. Vis, et al. · bioRxiv (Cold Spring Harbor Laboratory) · 9

PDF

Low-Leakage 3D Stacked Hybrid NEMFET-CMOS Dual Port Memory

2016 · Marius Enachescu, Mihai Lefter, et al. · IEEE Transactions on Emerging Topics in Computing · 6

Exploring test opportunities for memory and interconnects in 3D ICs

2013 · Mottaqiallah Taouil, Mihai Lefter, et al. · 6

Is TSV-based 3D integration suitable for inter-die memory repair?

2013 · Mihai Lefter, George Voicu, et al. · Design, Automation, and Test in Europe · 6

Is 3D integration the way to future dependable computing platforms?

2012 · Saleh Safiruddin, Demid Borodin, et al. · International Conference on Optimization of Electrical and Electronic Equipment · 6

Energy effective 3D stacked hybrid NEMFET-CMOS caches

2014 · Mihai Lefter, Marius Enachescu, et al. · IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) · 5

Is TSV-based 3D Integration Suitable for Inter-die Memory Repair?

2013 · Mihai Lefter, George R. Voicu, et al. · Design, Automation, and Test in Europe · 5

3D stacked wide-operand adders: A case study

2013 · George R. Voicu, Mihai Lefter, et al. · IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) · 3

Zero-performance-overhead online fault detection and diagnosis in 3D stacked integrated circuits

2012 · Saleh Safiruddin, Mihai Lefter, et al. · IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) · 3

A shared polyhedral cache for 3D wide-I/O multi-core computing platforms

2015 · Mihai Lefter, George Razvan Voicu, et al. · IEEE International Symposium on Circuits and Systems proceedings · 2

Low cost multi-error correction for 3D polyhedral memories

2017 · Mihai Lefter, Thomas Marconi, et al. · IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) · 1

A graph-based approach to variant description extraction from sequences

2025 · Mark A Santcroos, Walter A Kosters, et al. · NAR Genomics and Bioinformatics

On Leveraging Vertical Proximity in 3D Memory Hierarchies

2018 · Lefter, M. · Research Repository (Delft University of Technology)

PDF

LDPC-Based Adaptive Multi-Error Correction for 3D Memories

2017 · Mihai Lefter, George Voicu, et al. · Proceedings, IEEE International Conference on Computer Design/Proceedings - IEEE International Conference on Computer Design

Reconfigurable Trigger Logic for Electronic Instrumentation in Space Applications

2010 · Mihai Lefter · Research Repository (Delft University of Technology)

PDF

Works count: 18

Citation count: 190

H-index: 6

I10-index: 2