Get started
Author

Aditya Anirudh Jonnalagadda

ADEPNET: A Dynamic-Precision Efficient Posit Multiplier for Neural Networks
2024 · Aditya Anirudh Jonnalagadda, Uppugunduru Anil Kumar, et al. · IEEE Access · 13
PDF
Energy-Efficient Decoding and Encoding Hardware for Optimized Posit Arithmetic
2024 · Aditya Anirudh Jonnalagadda, Rishi Thotli, et al. · IEEE Embedded Systems Letters · 8
Design of Energy Efficient Posit Multiplier
2023 · Aditya Anirudh Jonnalagadda, Anil Kumar Uppugunduru, et al. · ACM Great Lakes Symposium on VLSI (GLSVLSI) · 7
PDF
Closing the Gap Between Float and Posit Hardware Efficiency
2026 · Jonnalagadda, Aditya Anirudh, Thotli, Rishi, et al. · arXiv (Cornell University) · 3
PDF
LLM-based Hardware Development with Hierarchical IRs and End-to-End Multi-Agent Workflow
2026 · Yin, Chenyang, Haputhanthri, Agasthi, et al. · arXiv (Cornell University) · 1
PDF
SPLASH: Co-Designing Sparse Attention with High-Bandwidth Flash for Efficient Long-Context Inference
2026 · Jonnalagadda, Aditya Anirudh, Haputhanthri, Agasthi, et al. · arXiv (Cornell University)
PDF
An Energy-Efficient Approximate Posit Multiply-Divide Unit
2026 · Thotli, Rishi, Jonnalagadda, Aditya Anirudh, et al. · arXiv (Cornell University)
PDF
Energy Efficient Approximate Multiplier for Error Resilient Applications
2025 · Veerabadra Chary Rasoju, Uppugunduru Anil Kumar, et al. · Journal of Circuits Systems and Computers
Works count: 8
Citation count: 32
H-index: 3
I10-index: 1
Year
Topic
Type