Get started
Author

Edgar Papyan

Observed names: E. T. PAPYAN, E.T. PAPYAN
ORCID: 0009-0008-0988-6422
Observed ORCID: 0009-0008-0988-6422
OpenAlex ID: A5093938481
A Minimization Method for Transistor Aging Influence in High-to-low Voltage Level Converter Design
2024 · S. A. GHUKASYAN, E. T. PAPYAN, et al. · 3
PDF
Overvoltage Elimination of Pull-Up Transistors in High Supply Voltage Output Drivers to Ensure Signal Integrity
2025 · Kang Li, Xuefeng Zheng, et al. · IEEE International Conference on Microelectronics (MIEL) · 1
Overvoltage Elimination of Pull-Down Transistors in High Supply Voltage Output Drivers to Ensure Signal Integrity
2025 · Kang Li, Xuefeng Zheng, et al. · IEEE East-West Design & Test Symposium (EWDTS)
Power Gating Switch Turn on Time Adjustment to Reduce Possible Impact in Power Integrity
2024 · Sevak Ghukasyan, Roman Ivanyan, et al. · IEEE East-West Design & Test Symposium (EWDTS)
Ibis Model Accuracy Improvement Using Variable Step
2023 · S.A. GHUKASYAN, H.V. VARDANYAN, et al.
PDF
Works count: 5
Citation count: 4
H-index: 1
I10-index:
Year
Topic
Type