Get started
Author

Nitesh J Trivedi

Observed name: Nitesh Trivedi
ORCID: 0009-0007-2850-4576
Observed ORCID: 0009-0007-2850-4576
OpenAlex ID: A5111060342
EDA approaches in identifying latchup risks
2016 · Michael Khazhinsky, Krzysztof Domanski, et al. · Electrical Overstress/Electrostatic Discharge Symposium · 7
CDM single power domain failures in 90nm
2013 · David Álvarez, Claudia Kupfer, et al. · Electrical Overstress/Electrostatic Discharge Symposium · 3
Data-Driven Invariant Learning for Probabilistic Programs (Extended Abstract)
2023 · Jialu Bao, Nitesh Trivedi, et al. · International Joint Conference on Artificial Intelligence · 2
PDF
Is ESD Protection Design Planning for Large SoC Verified During SoC Floorplan Design Stage?
2022 · Nitesh J Trivedi, Brett Carn, et al. · Annual EOS/ESD Symposium (EOS/ESD) · 2
Verification of ESD Protection Network Robustness on Optimized Design Database for SoC in TSMC Technology
2025 · Aditya Poal, Nitesh Trivedi · IEEE International Conference on Emerging Electronics (ICEE)
Specification Inference Modulo Oracles for Database-Backed Web Applications
2025 · Nitesh Trivedi, Subhajit Roy · Lecture notes in computer science
Influence of self-heating on ESD current distribution in metal lines
2017 · David Alvarez, Nitesh J Trivedi, et al. · Electrical Overstress/Electrostatic Discharge Symposium
Works count: 7
Citation count: 14
H-index: 2
I10-index:
Year
Topic
Type