Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation