Year: 2013
Type: article
Abstract: Modelling software product line (SPL) features plays a crucial role to a successful development of SPL.Feature diagram is one of the widely used notations to model SPL variants.However, there is a lack of precisely defined formal notations for representing and verifying such models.This paper presents an approach that we adopt to model SPL variants by using UML and subsequently verify them by using firstorder logic.UML provides an overall modelling view of the system.First-order logic provides a precise and rigorous interpretation of the feature diagrams.We model variants and their dependencies by using propositional connectives and build logical expressions.These expressions are then validated by the Alloy verification tool.The analysis and verification process is illustrated by using Computer Aided Dispatch (CAD) system.
Authors: Shamim Ripon, Sk. Jahir Hossain, Touhid Bhuiyan
Institutions: East West University, Daffodil International University
Language: English
Subfield: Artificial Intelligence
Field: Computer Science
Domain: Physical Sciences
Open Access status: bronze
OpenAlex ID: W1982540282