Work

A Verilog piecewise-linear analog behavior model for mixed-signal validation

Year: 2013
Type: conference-paper
Institution: Stanford University
Language: English
Open Access status: closed
OpenAlex ID: W2043696343
FWCI: 1.978
Cites: 13
Cited by: 9
Related to: 10