The VTR project: architecture and CAD for FPGAs from verilog to routing
Year: 2012
Type: conference-paper
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W2138383740
