Work

Exploring DRAM Last Level Cache for 3D Network-on-Chip Architecture