Work

A Low Power Parallel Sequential Decoder for Convolutional Codes

Year: 2013
Type: article
Abstract: A novel decoding algorithm having a simple hardware realization is proposed for convolutional codes.The proposed decoder accepts a simple implementation in hardware in terms of area occupancy and power consumption compared to other decoders for convolutional codes such as those based on the Viterbi algorithm (VA).Furthermore, the processing delays due to looking back and forward in a trellis as in sequential decoding algorithms are avoided, which makes the proposed decoder suitable for fast high data rates wireless communication systems.Simulation results show a comparable bit error rate (BER) performance to optimal decoders with a reduction of power consumption of 60% compared to Viterbi decoders.
Language: English
Open Access status: diamond
OpenAlex ID: W2324752089
FWCI:
Cites: 10
Cited by: 2
Related to: 10