Work

An FPGA Based Parallel Pipelined FIR Filter Architecture

Year: 2004

Type: article

Author: Jieyu Liu

Institution: Xi'an Jiaotong University

Language: English

Topic: Digital Filter Design and Implementation

Subfield: Signal Processing

Field: Computer Science

Domain: Physical Sciences

Open Access status: closed

OpenAlex ID: W2378971630

FWCI:

Cites:

Cited by:

Related to: 10