A Novel Approach of Area Optimized and pipelined FPGA Implementation of AES Encryption and Decryption
Year: 2013
Type: article
Authors: K Sireesha, S. Madhava Rao, M. Tech
Language: English
Subfield: Artificial Intelligence
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W2464197104