Comparative Analysis of Reversible Arithmetic Logic Units (R-ALU) Using Verilog
Year: 2024
Type: conference-paper
Authors: Manvendra Singh, Manoj Kumar, Vandana Nath
Language: English
Subfield: Computational Theory and Mathematics
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4403212680
