StencilStream: A SYCL-based Stencil Simulation Framework Targeting FPGAs
Year: 2024
Type: conference-paper
Institution: Paderborn University
Language: English
Subfield: Hardware and Architecture
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4403279040
