Work

Bi-Voltage Scaling via Cryo-CMOS Standard-Cell Library and Fully-Automated Design for 34% Power Reduction and 1.5× DVFS Efficiency Improvement at 4 K