Work

Integration of GAA Monolayer MoS2 Nanosheet FETs with Gate First Process for Future 2D CFET Scaling