Work

Optimization of Asymmetries in Source/Drain Configurations and Tapered Channels for Vertical-Transport Silicon Nanosheet FETs