FPGA-Based Finite Impulse Response Filter Architecture Design with Distributed Arithmetic Logic to Reduce Power and Area