Transistor-Level Logic Gates Ranking Strategy for Selective Hardening
Year: 2024
Type: conference-paper
Authors: Glória D. Claro da Silva, Rafael B. Schvittz, Paulo F. Butzen
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4404955177
