Design and Implementation of a MIPS Datapath
Year: 2024
Type: article
Abstract: Finally, the integration of these individual components culminates in the execution of the complete MIPS datapath. The MIPS (Microprocessor without Interlocked Pipeline Stages) architecture serves as a widely recognized and utilized instruction set architecture. Implementing the complete datapath involves orchestrating the flow of instructions through the CPU, from instruction fetch to execution and memory access, showcasing the culmination of our efforts in crafting a functional and efficient processor. In essence, this project not only provides a hands-on experience in HDL-based digital design but also immerses us in the intricacies of CPU architecture, emphasizing the importance of each component in achieving a harmonious and high-performance computing system
Institution: Tun Hussein Onn University of Malaysia
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: diamond
OpenAlex ID: W4405204341
