Work

Design of Extended RISC-V for Q-Learning Hardware Accelerator using HW/SW Co-Design