Work

Transformer-Characterized Approach for Chip Floorplanning: Leveraging HyperGCN and DTQN