A Power-Efficient VLSI Multiplier Design Employing Radix-2m Squarer Unit and Adder Compressor
Year: 2024
Type: conference-paper
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4406894903
