Work

Lateral Straggle Based Interface Trap Sensitivity in n-p-n SOI Double Gate TFETs