Work

Verilog HDL-based implementation of UART design

Year: 2025
Type: conference-paper
Author: Tianjun Zhan
Language: English
Open Access status: closed
OpenAlex ID: W4408226023
FWCI: 2.358
Cites: 5
Cited by: 1
Related to: 10