Work

Optimizing Timing and Physical DRC Performance in VLSI Design: A Comprehensive Approach