Work

Designing an Enhanced APUF Structure Optimized for FPGA Implementation