Work

High-Performance ASIC Design for Pipelined DDR2 SDRAM Controllers