A Sige Channel Gate-All-Around Transistor Fabricated Using Novel Cyclic Self-Limiting Wet Etching Combined with SI Removal Process
Year: 2025
Type: conference-paper
Authors: KaiMin Feng, HaoYan Liu, HuaiZhi Luo, Xi Zhang, YongLiang Li
Institution: Chinese Academy of Sciences
Language: English
Subfield: Electrical and Electronic Engineering
Field: Engineering
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4410986469
