Design and Implementation of Asynchronous Counter Using Reversible Logic Gates
Year: 2025
Type: conference-paper
Authors: Anushree S, Latha H K E
Institution: Siddaganga Institute of Technology
Language: English
Subfield: Computational Theory and Mathematics
Field: Computer Science
Domain: Physical Sciences
Open Access status: closed
OpenAlex ID: W4411206892
