Work

Design Technology Co-Optimization for CFET SRAM Cells Considering Double-Sided Signal/Power Routing