Work

Co-Placement of I/O Pins and Cells with Multi-Electrostatics Modeling