Design and optimization of 6T SRAM cell at different technology nodes using CMOS for Low power and high-speed neural network computation