Early prediction of circuit logic depth to mitigate timing violations using ml-based structural RTL modelling for reducing carbon footprints